

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
31 December 2003 (31.12.2003)


PCT

(10) International Publication Number
WO 2004/001475 A1

- (51) International Patent Classification⁷: **G02B 6/42**
- (21) International Application Number:
PCT/FI2003/000508
- (22) International Filing Date: 23 June 2003 (23.06.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
20021225 24 June 2002 (24.06.2002) FI
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- (71) Applicant (*for all designated States except US*): NOKIA OYJ [FI/FI]; Keilalahdentie 4, FIN-02150 Espoo (FI).
- (72) Inventors; and
- (75) Inventors/Applicants (*for US only*): KAUTIO, Kari [FI/FI]; Tiukutie 16, FIN-90250 Oulu (FI). KOPOLA, Harri [FI/FI]; Karjakentäntie 20, FIN-90540 Oulu (FI).
- (74) Agent: HEINÄNEN OY; Annankatu 31-33 C, FIN-00100 Helsinki (FI).
- Declaration under Rule 4.17:**
— *of inventorship (Rule 4.17(iv)) for US only*
- Published:**
— *with international search report*
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

(54) Title: ALIGNMENT OF AN OPTIC OR ELECTRONIC COMPONENT

(57) Abstract: A method and an arrangement for aligning at least one optic and/or electronic component (2) on a substrate (3) or a corresponding support structure, wherein the method comprises: arranging a hole (4) in the support structure; arranging at least three stud bumps (5) on the surface of the component (2); and arranging said stud bumps along the periphery of the hole (4) for alignment of the component (2) to the hole (4).



WO 2004/001475 A1

ALIGNMENT OF AN OPTIC OR ELECTRONIC COMPONENT

The present invention relates to a method for aligning an optic or electronic component, and especially for aligning an optic fibre and an optoelectronic component mounted on a substrate. The present invention relates also to an arrangement for aligning an optic or electronic component, and especially for aligning an optic fibre and an optoelectronic device mounted on a substrate.

In optoelectronic applications transceivers mounted on a substrate, such as a low or high temperature cofired ceramic (LTCC, HTCC) substrate, are used to convert electrical signals to optical signals and vice versa. Optic fibres transmit the optic signals. The fibres have to be aligned precisely with the transceivers in order to make a proper connection between the optic fibre and the transceiver.

US-B1-6,217,232 discloses a method and apparatus for coupling an optic fibre to the output of an side emitting optoelectronic device. The optoelectronic device is mounted on a substrate and aligned with the optical axis of the optic fibre by using posts formed on either the substrate or the optoelectronic device and matching recesses formed on the other. Three or more posts and recesses will be formed on the mounting surfaces so as to provide only one possible alignment. The optic fibre is arranged parallel with the substrate plane in a V-shaped channel formed on the substrate and being capable of retaining the optic fibre in a predetermined alignment relative to the optoelectronic device aligned by posts and recesses.

Forming the V-shape groove and the posts and recesses are generally performed by different processes which may cause alignment errors between the V-shape groove and the posts and recesses. Especially when the V-shape groove has a relatively large width and a depth the alignment error increases and the coupling between the optoelectronic device and the optic fiber is poor. Further, prior art alignment methods are relatively labor intensive and costly.

The object of the present invention is to eliminate the disadvantages of the prior art and to provide a new method for mounting an optic or electronic component on a substrate and especially aligning an optic fibre with the component with improved aligning accuracy. The object of the present invention is also to provide a new arrangement for mounting an optic or electronic component on a substrate and especially aligning an optic fibre with the component with improved aligning accuracy.

In the present invention the component is aligned on a substrate and especially an optical fibre is aligned with the component, for example an optical surface emitting light source chip component, such as RCLED or VCSEL, by using stud bumps made on the chip top metallization. The stud bumps are manufactured with a wire bonding method and act as a mechanical structure, but also as an electrical contact especially to the substrate metallization. In the present invention, the outer surfaces of the stud bumps formed on the component are used to align the component with an opening in the substrate or a corresponding support structure. Additionally the inner surfaces of the stud bumps may be used to align an optic or optoelectronic element to the component. Characteristic features of the present invention are in detail presented in the enclosed claims.

In the present invention, the optic or electronic component and also the optical fibre are aligned mechanically and accurately. Further, aligning can be performed by using same stud bumps for aligning both the component on a substrate and the optical fibre with the component. This allows for low manufacturing cost. Further, the optical fibre becomes almost in contact with the light source, which improves coupling. The multilayer ceramic technology enables the manufacture of light emitter arrays and the integration of the controller electronics on the same module.

In the following, the invention will be described in more detail with reference to the enclosed drawing, in which

Fig. 1 presents passive alignment of an optic fibre with a light source of a RCLED according to the present invention,

Fig. 2 presents a RCLED bumping for passive alignment in Fig. 1,

Fig. 3a presents a stud bump made with a gold wire, and

Fig. 3b presents a top view of a stud bump of Fig. 3a.

Figure 1 presents aligning an optic fibre 1 to a resonant cavity LED chip 2 and the latter on a substrate 3. The LED 2 is mounted on a bottom side of the substrate 3

In the present invention the resonant cavity LED component 2 is aligned on the substrate and the optic fibre 1 is aligned to the LED 2 by using for example four stud bumps 5 made on the chip top metallization 22 (Fig. 2) facing the substrate by using a wire bonder and arranged symmetrically along the periphery of the bottom opening of the hole 4 to provide only one possible alignment. The stud bumps 5 act as a mechanical structure for the LED 2 and fibre 1 alignment, but also as an electrical contact to the substrate metallization.

The substrate consists of three dielectric layers, bottom layer 31, center layer 32 and top layer 33. The thickness of the layers is typically for example 200µm. The substrate 3 may be either with low temperature or high temperature cofired ceramic (LTCC, HTCC).

5 The optical fibre 1 is mounted perpendicular to the plane of the substrate 3 through a hole 4 in the substrate 3 and aligned to the LED 2. The hole 42 through tape layers 32 and 33 is slightly bigger in diameter than the fibre diameter. The bottom dielectric layer 31 has a bigger hole 41, and a metallization 6 on the hole walls, to center the chip component 2 using the stud bumps
10 5.

The stud bumps 5 are formed by using a ball bonding apparatus according to following steps: a) A small ball is formed at the end of the wire, for example Au wire, passing through a bonding tool. b) The bonding tool is caused to press the small ball against the electrode for bonding thereto and forming the
15 stud bump. c) The bonding tool is moved vertically from the surface of the electrode so that the Au wire is cut from the stud bump.

The stud bump 5 consists for example of a broad bottom part 51 with rounded walls 52, a conical middle part 53 with downwards sloping walls 54 and an narrow upper part 55 with rounded end portion 56. There are small
20 horizontal brims 57, 58 between the different parts (Figures 3a and 3b).

In the assembly, the light source chip 2, equipped with stud bumps 5 with bottom parts against the surface of the chip, is mounted first to the substrate 3 by using the outer parts of surfaces 52 of the bottom parts 51 of the stud bumps for mechanical centering.

25 The optical fibre 1 is led through the substrate 3 and aligned to the chip 2 provided with metallization 21 on the surface facing the substrate by arranging the fibre between the stud bumps and by using the conical shape of the inner surfaces of stud bumps located symmetrically on four sides of the radiating source 22, as shown in Figure 2, so that the fibre 1 end finally is supported
30 by the brims 57. The shape of the bumps can be further developed for maximum alignment accuracy by proper bonding tool design and by the optimisation of the bonding parameters.

A conductive adhesive 7a can be used on the stud bump 5 outer surfaces to accomplish an electrical connection to the metallization 6, if necessary. A non-conductive adhesive 7b is used at the chip edges to attach it firmly
35 to the substrate 3. Typically, the other chip electrode is wire bonded with a bond

wire 8 to the substrate. Further, the fibre 1 is tightened to the hole 4 with adhesive 9 in the upper opening of the hole 4.

The accuracy of the fibre 1 and chip 2 alignment is dependent on how accurately the bumps 5 are positioned on the chip 3. The stud bump 5 itself is repeatable within a few micrometers. It is, however, necessary to center the chip within $\pm 15 \mu\text{m}$ to enable the optical fibre alignment and to avoid excessive bending of the fibre. The stud bump positioning accuracy is typically $\pm 5 \mu\text{m}$ using a standard automatic wire bonder. This would mean a maximum misalignment of about $10 \mu\text{m}$. With special bonding equipment development, the accuracy could be even better.

It is obvious to the person skilled in the art that different embodiments of the invention are not limited to the example described above, but that they may be varied within the scope of the enclosed claims. The substrate may be of another type than presented above, consisting of at least two different layers. The number of stud bumps is not limited to four. However, there have to be at least three stud bumps arranged symmetrically along the periphery of the bottom opening of the hole to provide only one possible alignment. Further, the optoelectronic component may also be of any other surface emitting component that can be applied in the optoelectronic telecommunication or other systems, but also any other passive or active electronic or optic component that have to be aligned on a substrate. And further, the stud bump may be connected to the substrate without a conductive adhesive for example by using direct bonding methods, such as ultrasonic bonding or thermocompression bonding. It is also possible to use solder stud bumps which can be connected to the substrate with a solder connection.

CLAIMS

1. A method for aligning at least one optic and/or electronic component (2) on a substrate (3) or a corresponding support structure,

5 **characterised** in that the method comprises:

arranging a hole (4) in the support structure;

arranging at least three stud bumps (5) on the surface of the component (2);
and

10 arranging said stud bumps along the periphery of the hole (4) for alignment of the component (2) to the hole (4).

2. A method according to claim 1, **characterised** in that aligning the component (2) is performed by arranging the outer surfaces of the stud bumps against the hole walls.

3. A method for aligning at least one optic fibre (1) and an optoelectronic component (2) to each other according to claim 1, wherein the component (2) is mounted on a supporting structure (3) and the optic fibre (1) is connected to the optoelectronic component (2),

15 **characterised** in that the method comprises:

threading the optic fibre (1) through the hole, and

20 aligning the optic fibre (1) and the component (2) with each other by means of the stud bumps (5).

4. A method according to claims 1 or 3, **characterised** in that aligning the fibre is performed by arranging the fibre against the inner surfaces of the stud bumps.

25 5. A method according to claims 1 to 4, **characterised** in that the stud bumps have at least partly a conical and/or rounded surfaces, and that aligning the optic fibre (1) with the component is performed by adapting the optic fibre along sloping conical inner surfaces and a horizontal brim in the stud bumps.

30 6. A method according to claim 1 or 4, **characterised** in that the component is a surface emitting optoelectronic component, that the optic fibre is arranged perpendicular to the support structure, and that the fibre is connected to a radiating source on the metallized surface (22) of the component facing the substrate.

35 7. A method according to claim 1, **characterised** in that a conductive adhesive (7a) is used on the stud bump (5) outer surfaces to accomplish an electrical connection to the support structure (3).

8. A method according to claim 1, **characterised** in that a direct bonding method is used to connect the stud bumps (5) to the support structure (3).

5 9. A method according to claim 1, **characterised** in that the stud bumps are of a solder material, and that a solder connection is used to connect the stud bumps (5) to the support structure (3).

10. An arrangement for aligning at least one optic and/or electronic component (2) on a substrate (3) or a corresponding support structure, **characterised** in that the arrangement comprises:
10 a hole (4) in the support structure;
at least three stud bumps (5) arranged on the surface of the component (2) along the periphery of the hole (4), for aligning the component (2) centered to the hole (4).

11. A arrangement according to claim 10, **characterised** in that the
15 stud bumps have at least partly a conical and/or rounded surfaces, and that an optic fibre (1) is aligned with the component by adapting the optic fibre along sloping conical inner surfaces and against a horizontal brim in the stud bumps.

12. An arrangement according to claim 10 or 11, **characterised** in that the component is a surface emitting optoelectronic component, that the optic fibre is arranged perpendicular to the substrate, and that the fibre is connected to a radiating source on the metallized surface (22) of the component facing the substrate.
20

13. An arrangement according to claim 10, **characterised** in that a conductive adhesive (7a) is used on the stud bump (5) outer surfaces to accomplish an electrical connection to the substrate (3).
25

14. An arrangement according to claim 10, **characterised** in that direct bonding is used to connect the stud bumps (5) to the substrate (3).

15. An arrangement according to claim 10, **characterised** in that the stud bumps are of a solder material, and that a solder connection is used to connect the stud bumps (5) to the substrate (3).
30

16. An arrangement according to claim 10, **characterised** in that the substrate (3) consists of at least two layers (31-33), and that the diameter of the hole (4) portion(s) (41) in the layer(s) (31) near the component is bigger having place for both the stud bumps and the optic fibre than in other opening portion(s) (42) having a diameter essentially corresponding the diameter of the optic fibre.
35






Fig.2

Fig.1

INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE 03/00508

A. CLASSIFICATION OF SUBJECT MATTER

IPC7: G02B 6/42

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC7: G02B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-INTERNAL, WPI DATA, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category* | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|-----------|--|-----------------------|
| X | US 5940564 A (JACK L. JEWELL), 17 August 1999 (17.08.99), column 14, line 3 - line 20, figure 3 -- | 1-3,5,6, 10-12,16 |
| A | EP 1061391 A2 (SEIKO EPSON CORPORATION), 20 December 2000 (20.12.00) -- ----- | 1,10 |



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

1 Sept 2003

Date of mailing of the international search report

04-09-2003

Name and mailing address of the ISA/
Swedish Patent Office
Box 5055, S-102 42 STOCKHOLM
Facsimile No. +46 8 666 02 86

Authorized officer

Magnus Westöö/MN
Telephone No. +46 8 782 25 00

INTERNATIONAL SEARCH REPORT

Information of [redacted] patent family members

26/07/03

International application No.

PCT/01 03/00508

| Patent document cited in search report | | | Publication date | Patent family member(s) | Publication date |
|---|---------|----|---------------------|----------------------------|---------------------|
| US | 5940564 | A | 17/08/99 | NONE | |
| EP | 1061391 | A2 | 20/12/00 | CN 1278604 A | 03/01/01 |
| | | | | JP 2001059924 A | 06/03/01 |
| | | | | TW 448320 B | 00/00/00 |
| | | | | US 6517259 B | 11/02/03 |

Box No. VIII (iv) DECLARATION: INVENTORSHIP (only for the purposes of the designation of the United States of America)
The declaration must conform to the following standardized wording provided for in Section 214; see Notes to Boxes Nos. VII, VIII (i) to (v) (in general) and the specific Notes to Box No. VIII (iv). If this Box is not used, this sheet should not be included in the request.

**Declaration of inventorship (Rules 4.17(iv) and 51bis.1(a)(iv))
 for the purposes of the designation of the United States of America:**

I hereby declare that I believe I am the original, first and sole (if only one inventor is listed below) or joint (if more than one inventor is listed below) inventor of the subject matter which is claimed and for which a patent is sought.

This declaration is directed to the international application of which it forms a part (if filing declaration with application).

This declaration is directed to international application No. PCT/ FI03/00508 (if furnishing declaration pursuant to Rule 26ter).

I hereby declare that my residence, mailing address, and citizenship are as stated next to my name.

I hereby state that I have reviewed and understand the contents of the above-identified international application, including the claims of said application. I have identified in the request of said application, in compliance with PCT Rule 4.10, any claim to foreign priority, and I have identified below, under the heading "Prior Applications," by application number, country or Member of the World Trade Organization, day, month and year of filing, any application for a patent or inventor's certificate filed in a country other than the United States of America, including any PCT international application designating at least one country other than the United States of America, having a filing date before that of the application on which foreign priority is claimed.

Prior Applications: Finnish Patent Application No. 20021225, 24.06.2002

I hereby acknowledge the duty to disclose information that is known by me to be material to patentability as defined by 37 C.F.R. § 1.56, including for continuation-in-part applications, material information which became available between the filing date of the prior application and the PCT international filing date of the continuation-in-part application.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Name: Kari KAUTIO

Residence: FIN-90250 Oulu, Finland
 (city and either US state, if applicable, or country)

Mailing Address: Tiukutie 16, FIN-90250 Oulu, Finland

Citizenship: Finnish

Inventor's Signature: [Signature]
 (if not contained in the request, or if declaration is corrected or added under Rule 26ter after the filing of the international application. The signature must be that of the inventor, not that of the agent)

Date: 22 July, 2003
 (of signature which is not contained in the request, or of the declaration that is corrected or added under Rule 26ter after the filing of the international application)

Name: Harri KOPOLA

Residence: FIN-90540 Oulu, Finland
 (city and either US state, if applicable, or country)

Mailing Address: Karjakentäntie 20, FIN-90540 Oulu, Finland

Citizenship: Finnish

Inventor's Signature: [Signature]
 (if not contained in the request, or if declaration is corrected or added under Rule 26ter after the filing of the international application. The signature must be that of the inventor, not that of the agent)

Date: 27 July, 2003
 (of signature which is not contained in the request, or of the declaration that is corrected or added under Rule 26ter after the filing of the international application)

☐ This declaration is continued on the following sheet, "Continuation of Box No. VIII (iv)".